EDPS
Home
(current)
Program Info
Biographies
Hotel and Conference Registration
Author Info
In the News
Prior Years
About Us
Sponsors
ANSYS
IEEE CEDA
Intel
Electronic Design Process Symposium
Archive for 2018
previous (2017)
       
next (2019)
Talks with Archived Presentations
Welcome to EDP2018
Shishpal Rawat
CEDA
slides (in PDF)
Deep Learning Revolution - From Theory to Impact [Keynote]
Chris Rowen
BabbleLabs
slides (in PDF)
EDA in the Age of Machine Learning: Teaching a New Elective Course at Stanford
Patrick Groeneveld
Cadence/Stanford
slides (in PDF)
Machine Learning in System Design and EDA
Balachandran Rajendran
Dell EMC
slides (in PDF)
Exploring Machine Learning for EDA
Rohit Sharma
Pairpath
slides (in PDF)
Design Flow for Machine Learning FPGA
Joonyoung Kim
NVXL
slides (in PDF)
Efficient HW/SW Co-Design of Complex Emerging Systems
Jai Kumar
Intel
slides (in PDF)
Evolutions of EDA, Manufacturing and Design
Andrew Kahng
UCSD
slides (in PDF)
Smart Manufacturing - Convergence, Co-Design and Co-Optimization Improve Performance, Sustainability and Yield across Microelectronics Supply-Chain
Tom Salmon
SEMI
slides (in PDF)
Flexible Hybrid Electronics: New Challenges, New Opportunities
Wilfried Bair
NextFlex
slides (in PDF)
Connecting Advanced Manufacturing Test To Design,
Fab And Final Product Yield For
Complex FinFET Defect Challenges
Matt Knowles
Mentor Graphics
slides (in PDF)
Device Manufacturing in an Era of Neural Networks
Dave Armstrong
Advantest
slides (in PDF)
Integrated Photonic Interconnect Reliability for Datacom Applications
Di Liang
HP Labs
slides (in PDF)
5G Validation Process and Challenges
Amisha Sheth
Intel
slides (in PDF)
Functional Safety Architecture Challenges to Achieve Failsafe Operation in ADAS and AD Applications
Ritesh Tyagi
Infineon
slides (in PDF)
Achieving 5G-ADAS-AI Reliability for Advanced FinFET Designs
Norman Chang
ANSYS
slides (in PDF)
Confidential Cloud
Simon Johnson
Intel
slides (in PDF)
Polymorphic Gates and Their Applications in Hardware Security
Gang Qu
ISR
slides (in PDF)
Functional Safety for Semiconductor Designs
Alessandra Nardi
Cadence Automotive Solutions
slides (in PDF)
Cybersecurity Solutions in Hardware
Ujjwal Guin
Auburn University
slides (in PDF)
Introduction to Block Chain and its potential applications to EDA
Naresh Sehgal
Intel
slides (in PDF)
2018 EDPS Program Committee
General Chair: Shishpal Rawat @ CEDA
Naresh Sehgal @ Intel
John Swan @ Intel
Herb Reiter @ EDA 2 ASIC
Dwight Hill @ Synopsys
Camille Kokozaki @ NetApp
Vivek Joshi
Phiyadarsan Patra @ IEEE SVDTC
Don Draper @ ProPrincipia International Associates
Huafeng Yu @ BOEING Research Technology
Norman Chang @ Semiconductor BU
Professor Chris Bailey @ University of Greenwich
Ramond Rodriguez @ Intel
Steve Grout @ Consultant