EDPS
Home
(current)
Program Info
Biographies
Hotel and Conference Registration
Author Info
In the News
Prior Years
About Us
Sponsors
ANSYS
IEEE CEDA
Intel
Electronic Design Process Symposium
Archive for 2003
previous (2002)
       
next (2004)
Talks with Archived Presentations
Communications 101 for EDA
steve Schulz
SI2
slides (in PDF)
The X Architecture: Roadmap for Design for Manufacturing Methodology
Ken Rygler
Rygler
and
Associates
slides (in PDF)
Manufacturability Metrics and RET Tradeoffs for Physical Design and Layout
Luigi Capodieci
AMD
paper (in PDF)
Patterning Design Rules in-absolute and on-silicon
Alexander Starikov
Intel
paper (in PDF)
Layout Methodology Impact of Resolution Enhancement Techniques
Lars Liebmann
IBM
paper (in PDF)
Designing-in Test & Repair IP for Manufacturing Yield
Paul de Dood
Prolific
paper (in PDF)
... and also slides (in PDF)
Designing-in Test & Repair IP for Manufacturing Yield
Yervant Zorian
Virage Logic
slides (in PDF)
The importance of layout density control in semiconductor manufacturing
Vivek Singh
Intel
paper (in PDF)
Design Systems Evolution and the Need for a Standard Data Model
John Darringer
IBM
paper (in PDF)
Facilitating EDA Flow Interoperability with the OpenAccess Design Database
Mark Bales
Cadence
paper (in PDF)
... and also slides (in PDF)
Introduction to Milkyway
Lawrence Brevard
Synopsys
slides (in PDF)
Interoperability, Datamodels, and Databases
Michael Riepe
Magma
slides (in PDF)
Hard IP Group Design
Howard Sachs
Telairity
paper (in PDF)
... and also slides (in PDF)
The Arrow of Time: Following Timing Constraints in an RTL to GDSII Flow
Dwight Hill
Synopsys
paper (in PDF)
... and also slides (in PDF)
A Verification Synergy: Constraint-Based Verification
Carl Pixley
Synopsys
and
John Havlicek @ Motorola
paper (in PDF)
... and also slides (in PDF)
eL-Architect: Using a Design Flow e-Learning Tool in CAD/EDA and VLSI education
Jose A. Lima
Univ. of Minho
slides (in PDF)
Software-Compiled System Design: A Methodology for Field- Programmable System-on-Chip Design
Jeff Jussel
Celoxica
paper (in PDF)
... and also slides (in PDF)
Improving SoC Design Flows with Robust and Precise Embedded Memory Models
Jay Abraham
Silicon Metrics
paper (in PDF)
Building Design Process in a Startup Company
David Gates
ATI
paper (in PDF)
... and also contribution (in PDF)
Property Specification: The key to an Assertion-Based Verification Platform
Harry Foster
Verplex Systems
paper (in PDF)
... and also slides (in PDF)
Formal Interface Compliance Verification
C. Norris Ip
Tempus Fugit
paper (in PDF)
... and also slides (in PDF)
Applying Formal Methods to Protocol Specifications and System Architecture [?]
Ching-Tsun Chou
Intel
slides (in PDF)
... and also abstract (in non standard format)
PROGRESS: PROcess GRaph For Embedded Systems and Software: Combining Topdown and Bottom-up System Design Methodology [Not presented]
James Armstrong
Virginia Tech.
and
et al.
paper (in PDF)
Design Challenges and Solutions for 90/130nm Technology [?]
David Lan
TSMC
contribution (in PDF)
Total Hot Spot Management from Design Rule Definition to Silicon Fabrication
Soichi Inoue
Toshiba
slides (in PDF)
Code Generation from a Single Source Structural Specification
C. Schneider
Micronas
and
Wilfried Gansheimer, Erich Schwenk
paper (in PDF)
2003 EDPS Program Committee
General Chair: Gary Smith @ Gartner/Dataquest
Juan-Antonio Carballo @ IBM
Aparna Dey @ Synchronicity
Steve Grout
Dwight Hill @ Synopsys
Andrew B. Kahng @ UCSD
José Augusto Lima @ Univ. of Minho
Stefanus Mantik @ Cadence
Gabe Moretti @ EDN
Naresh Sehgal @ Intel