



AMPERE™ Primary Focus

Touch



Test, Repair and Reliability Challenges of Chip-let Interconnects

Dr. Sreejit Chakravarty, IEEE Fellow, Distinguished Engineer

Ampere Computing

Santa Clara, CA





Agenda

- Background and Motivation
- Packaging Technology and Chip-Let Interconnect Defects
- Chip-Let Interconnect Reliability Issues

CHIPLET BASED SoC EXAMPLES



IntelMeteorLake



SoC Example using multiple interconnect technology


- **Chip-let based design**
 - spans multiple market segments
 - Uses multiple packaging technology

AI and Chip-Let Based Design

Mandatory AI Slide!




[IEEE Spectrum Article](#)





AI and Chip-Let Based Design

[IEEE Spectrum AMD MI300](#)





CHIPLET INTERCONNECT TREND: Test Implication

Feature	Feature Trend	Test Implication
Density	100 μ m \rightarrow 50 μ m \rightarrow \leq 10 μ m [35-25 μ m in the market]	<ul style="list-style-type: none">• Higher defect level• DPPM impact and increasing repair need
Technology Change	μ Bump to Hybrid (direct) and combinations there-off	<ul style="list-style-type: none">• Defect profile change• Repair support change
Chiplet interconnect count per SoC	100s to 200,000 and counting [Increasing very rapidly]	<ul style="list-style-type: none">• DFT insertion and verification complexity increase• Test time increase• Greater need for repair to improve yield• Need for infield repair• Repair cost (muxing logic, repair fusing cost)
Frequency	100s of Mhz to 3.5+ Ghz and counting	<ul style="list-style-type: none">• Greater need to test for marginalities, in addition to defects



Agenda

- ✓ Background and Motivation
- Packaging Technology and Chip-Let Interconnect Defects
 - Chip-Let Interconnect Reliability Issues



Advanced Packaging Intro [Source: UCle 1.1]

- Packaging used is based on power, form factor, size, cost etc.

Figure 1-4. Advanced Package interface: Example 1




Figure 1-5. Advanced Package interface: Example 2






Figure 1-6. Advanced Package interface: Example 3






Silicon Interposer Usage Examples



Compute and AI chiplets are stacked on top of I/O and cache chiplets in the MI300a. AMD [IEEE Spectrum AMD MI300](https://www.ijeec.com/news/2024/01/2024-01-10-AMD-MI300-uses-silicon-interposer)


Intel Meteor Lake





μ Bump based Interconnects


Source: EDM 2021 Intel Paper



semianalysis.com:AMD Radeon

3D Usage



2.5D Usage






μ BUMP DEFECT PROFILE

PHYSICAL: DEFECTS [X-Ray]



COUPLING [Spice Simulation]





μBUMP DEFECT PROFILE

- Vcc/Vss shorts quite significant
 - Cannot be addressed during high volume manufacturing
 - Addressed through physical design rules
- Defects targetable during High Volume Manufacturing (HVM) Tests
 - ~1/3 Shorts between signal and Vcc/Vss
 - ~1/3 Shorts between 2-signal line
 - Slightly less than 1/3 multiple line shorts
 - ~5% opens
- Short between clock and signal
- Shorts across clusters
- Coupling Failures


Not covered by UCle

Not covered by HBM


Potential source of Test Escapes




μBump Repair Idea, Two Redundant Chip-Let Interconnects



Recovering from 1 defective lane



Recovering from 2 defective lanes




- Alternate placement of redundant lanes are possible
- Clock and signal lanes can be shared/not-shared

Hybrid Bonding



Source: EDM 2021 Intel Paper






HYBRID BONDING DEFECT PROFILE

- Contaminants are the primary defect source
 - Surface near contaminant is concave/convex


Broken Inter




- Clustered Open Defects
- Not addressed by either UCle or HBM



Hybrid Repair Idea for Clustered Opens



Block Definition



Each block is a collection of signals, Vcc, Vdd

Redundancy built into the layout

Primarily for Vcc and Vdd, sometimes for clocks



Don't add repair muxing logic to Vcc, Vdd, Clk
[Saves area]

- Assume: Simple Buffer Tx/Rx
- Can SerDes Tx/Rx be used for very high-density interconnects? [$<10\mu\text{m}$]
- High repair-logic cost. Contained by reducing block size and sacrificing yield.

Hybrid Repair Idea for Clustered Opens



Challenges






Agenda

- ✓ Background and Motivation
- ✓ Packaging Technology and Chip-Let Interconnect Defects
- **Chip-Let Interconnect Reliability Issues**




Chip-let Interconnect Reliability Issues



- Typically, Chip-Let Interconnect regions, show up as hot spots in the SoC thermal map
- Why?
 - Power dissipation per unit area is high
 - Chiplet Tx/Rx run at a higher voltage
 - Capacitive load is high
 - Die shoreline area density is very high
- Impact of chiplet interconnects running hot
 - Chip-Let Interconnect defect aging
 - Device aging
- Aging leads to field failures



Marginal Defects and Defect Aging: μ Bump




Passes Manufacturing testing

Results in field failures over time




Marginal Defects and Defect Aging: Hybrid Bonding





Device Aging of Chip-Let Interconnects



- Running Hot leads to device and/or defect aging
- Over time, latent defects will show up as field failures



Potential Mitigation Techniques

- Frequency adjustment using Temperature Monitors
 - Slow down clock frequency to cool down the interconnect area
 - Very challenging to add Temp Monitors in such dense area of the die
- Monitoring Signal Parameters
 - To identify if the interconnect is reaching its performance limits
 - Clock-jitter and jitter compensation
 - Clock duty cycle
 - Clock-data skews
 - These IPs have their own area overhead
 - Predicting failure from the collected data needs a data analysis infrastructure



Potential Mitigation Techniques

- Test and Repair on Bootup/powerup/power-down
 - Feasible for products that are turned on and off frequently: Automotive applications, smaller devices
 - The number of interconnects are relatively small
 - Not effective for large servers and AI engines used in data centers, AI model build etc.
 - These systems are used for very long running jobs
 - Large time-interval between successive bootup
 - The number of interconnects are large
- Periodic Test and Repair
 - Periodically pause data transfer across chip-let
 - Exercise the test and repair infrastructure to fix any issues or impending issues
 - Impacts performance



Thank you!
Q&A